## 23-24

## MAULANA ABUL KALAM AZAD UNIVERSITY OF TECHNOLOGY, WEST BENGAL

Paper Code : BCAC101 Digital Electronics

Time Allotted: 3 Hours

## downloaded from GradGuru99.com

Full Marks:70

The Figures in the margin indicate full marks.

Candidate are required to give their answers in their own words as far as practicable

Group-A (Very Short Answer Type Question)	6 6 9 6
Answer any ten of the following:	[1 x 10 = 10]
III Dual of NAND function is	
The half adder hasinputs and full adder hasinputs.	
(III) What is the indication of a short to ground in the output of a driving gate?	
How is a J-K flip-flop made to toggle?	
Ripple counters are also called	4,000
Convert 128 to binary GRADGURU99.COM	the south
The NAND gate can functions as a NOT gate if	
(yhi) Reduce the expression f=A[B+C'(AB+AC')']	
What is the minimum number of two-input NAND gates used to perform the function of two input	OR gate?
are the universal gates.	
Full subtractor is used to perform subtraction ofbits.	
How many data select lines are required for selecting eight inputs?	
Group-B (Short Answer Type Question)	
Answer any three of the following :	[5 x 3 = 15]
Z. Represent a NAND gate as OR gate using De Morgan's law and explain.	4 (5)
What is the difference between a half adder and a full adder?	[5]
Explain the difference between decoder & demultiplexer	151
• 5. What is toggling state & race condition? visit GradGuru99.com	[5]
6. Explain the difference between PISO & PIPO.	[5]
Group-C (Long Answer Type Question)	47.30.74
Answer any three of the following:	[15 x 3 = 45]
Explain the difference between sequential circuit & combinational circuit.	66 [7]
Explain SR Flip-flop in detail. What is the disadvantage of it and how it can be eliminated?	16 - 181
8. (A) Design a combination circuits for a half & full subtractor and explain it in detail.	(10)
(b) Explain the limitations of half subtractor over full subtractor.	263 ([5]
9. Jal Design a full adder using 3:8 decoder.	(8)
(b) Explain the difference between multiplexer & demultiplexer	(7)
<ol> <li>(a) With logic diagram and truth table explain the working JK Flip-flop. Also obtain its characteristic equation.</li> </ol>	(17)
(b) How JK flip-flop is the refinement of RS flip-flop? GradGuru99.com	433399
(c) Explain D- Flip-flop in detail.	(4)
11. (a) What is multiplexer? Explain 4X1 multiplexer.	[4]
The fall and the same of the s	[2+7]

\*\*\* END OF PAPER \*\*\*

(b) Explain encoder with proper diagram, truth table, Boolean expression